Sciweavers

12333 search results - page 1990 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DATE
2008
IEEE
112views Hardware» more  DATE 2008»
16 years 2 months ago
An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers
Low-Cost test methodologies for Systems-on-Chip are increasingly popular. They dictate which features have to be included on-chip and which test procedures have to be adopted in o...
Paolo Bernardi, Matteo Sonza Reorda
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 1 months ago
A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
Power delivery is a growing reliability concern in microprocessors as the industry moves toward feature-rich, powerhungrier designs. To battle the ever-aggravating power consumpti...
Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hs...
222
Voted
SIGMETRICS
2008
ACM
161views Hardware» more  SIGMETRICS 2008»
15 years 7 months ago
Noncooperative power control and transmission scheduling in wireless collision channels
We consider a wireless collision channel, shared by a finite number of mobile users who transmit to a common base station using a random access protocol. Mobiles are selfoptimizin...
Ishai Menache, Nahum Shimkin
VRML
2003
ACM
16 years 29 days ago
Early experiences with a 3D model search engine
New acquisition and modeling tools make it easier to create 3D models, and affordable and powerful graphics hardware makes it easier to use them. As a result, the number of 3D mo...
Patrick Min, John A. Halderman, Michael M. Kazhdan...
SIGMETRICS
2005
ACM
150views Hardware» more  SIGMETRICS 2005»
16 years 1 months ago
An analytical model for multi-tier internet services and its applications
- Since many Web applications employ a multi-tier architecture, in this paper, we focus on the problem of analytically modeling the behavior of such applications. We present a mode...
Bhuvan Urgaonkar, Giovanni Pacifici, Prashant J. S...
« Prev « First page 1990 / 2467 Last » Next »