Sciweavers

5744 search results - page 67 / 1149
» System level design, a VHDL based approach
Sort
View
QOSA
2007
Springer
16 years 25 days ago
A Bayesian Model for Predicting Reliability of Software Systems at the Architectural Level
: Modern society relies heavily on complex software systems for everyday activities. Dependability of these systems thus has become a critical feature that determines which product...
Roshanak Roshandel, Nenad Medvidovic, Leana Golubc...
ICCAD
1997
IEEE
78views Hardware» more  ICCAD 1997»
15 years 11 months ago
A signature based approach to regularity extraction
Regularity extraction is an important step in the design ow of datapath-dominated circuits. This paper outlines a new method that automatically extracts regular structures from th...
Srinivasa Rao Arikati, Ravi Varadarajan
IESS
2007
Springer
128views Hardware» more  IESS 2007»
16 years 26 days ago
An Interactive Design Environment for C-based High-Level Synthesis
: Much effort in RTL design has been devoted to developing “push-button” types of tools. However, given the highly complex nature, and lack of control on RTL design, push-butt...
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...
SIGLEX
1991
15 years 10 months ago
Aspectual Requirements of Temporal Connectives: Evidence for a Two-Level Approach to Semantics
This paper argues for a two-level theory of semantics as opposed to a one-level theory, based on the example of the system of temporal and durationM connectives. Instead of identi...
Michael Herweg
LCTRTS
2007
Springer
16 years 26 days ago
Interface synthesis for heterogeneous multi-core systems from transaction level models
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters i...
Hansu Cho, Samar Abdi, Daniel Gajski