3340 search results - page 514 / 668 » Teaching networking hardware |
191
click to vote
ICCAD
1996
IEEE
15 years 11 months ago
1996
IEEE
We give a denotational framework (a "meta model") within which certain properties of models of computation can be understood and compared. It describes concurrent proces...
165
click to vote
ICCAD
1996
IEEE
15 years 11 months ago
1996
IEEE
Many practical routing problems such as BGA, PGA, pin redistribution and test xture routing involve routing with interchangeable pins. These routing problems, especiallypackage la...
157
click to vote
ICCD
1993
IEEE
15 years 11 months ago
1993
IEEE
In this paper the design of a high-speed cryptographic coprocessor is presented. This coprocessor is named Subterranean and can be used for both cryptographic pseudorandom sequenc...
211
click to vote
ISCAS
1994
IEEE
15 years 11 months ago
1994
IEEE
Stochastic computation uses pulse streams to represent numbers. In this paper, we have studied the novel method to implement the number system which uses the ratio of the number o...
179
Voted
ASPDAC
2009
ACM
15 years 11 months ago
2009
ACM
Abstract-- The increasing wire delay constraints in deep submicron VLSI designs have led to the emergence of scalable and modular Network-on-Chip (NoC) architectures. As the power ...