5855 search results - page 108 / 1171 » Test generation and minimization with |
166
click to vote
ICCAD
1999
IEEE
15 years 11 months ago
1999
IEEE
: Inductance of on-chip interconnects gives rise to signal overshoots and undershoots that can cause logic errors. By considering technology trends, we show that in 0.13
149
Voted
KBSE
1999
IEEE
15 years 11 months ago
1999
IEEE
142
Voted
ESEC
1999
Springer
15 years 11 months ago
1999
Springer
155
click to vote
ATS
1998
IEEE
15 years 11 months ago
1998
IEEE
This paper aims at broadening the scope of hierarchical ATPG to the behavioral-level The main problem of using behavioral information for ATPG is the mismatch of timing models bet...