Sciweavers

4190 search results - page 111 / 838
» The Cost of Design
Sort
View
DFT
2004
IEEE
101views VLSI» more  DFT 2004»
15 years 10 months ago
Designs for Reducing Test Time of Distributed Small Embedded SRAMs
This paper proposes a test architecture aimed at reducing test time of distributed small embedded SRAMs (eSRAMs). This architecture improves the one proposed in [4, 5]. The improv...
Baosheng Wang, Yuejian Wu, André Ivanov
BROADCOM
2008
IEEE
15 years 8 months ago
Improving Video Streaming over IEEE 802.11 Mesh Networks through a Cross-Layer Design Technique
There has been a spate of interest in wireless mesh networks in recent years. The reason behind such an upsurge of interest is that wireless mesh networks are seen as enablers of u...
N. H. Moleme, M. O. Odhiambo, Anish M. Kurien
FPLAY
2008
15 years 8 months ago
Experience in the design and development of a game based on head-tracking input
Tracking technologies, such as eye and head-tracking, provide novel techniques for interacting with video games. For instance, players can shoot with their eyes in a first person ...
Jeffrey Yim, Eric Qiu, T. C. Nicholas Graham
TIP
1998
109views more  TIP 1998»
15 years 6 months ago
Optimum design of chamfer distance transforms
—The distance transform has found many applications in image analysis. Chamfer distance transforms are a class of discrete algorithms that offer a good approximation to the desir...
Muhammad Akmal Butt, Petros Maragos
CF
2008
ACM
15 years 8 months ago
A modular 3d processor for flexible product design and technology migration
The current methodology used in mass-market processor design is to create a single base microarchitecture (e.g., Intel's "Core"or AMD's"K8") that is ...
Gabriel H. Loh