Sciweavers

2155 search results - page 280 / 431
» The EM-X Parallel Computer: Architecture and Basic Performan...
Sort
View
EUROPAR
2005
Springer
16 years 14 days ago
Improving Instruction Delivery with a Block-Aware ISA
Instruction delivery is a critical component for wide-issue processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and ba...
Ahmad Zmily, Earl Killian, Christos Kozyrakis
ECUMN
2004
Springer
16 years 10 days ago
User-Empowered Programmable Network Support for Collaborative Environment
Abstract. We introduce a user-empowered UDP packet reflector to create virtual multicasting environments as an overlay on top of current unicast networks. The end-users’ ability...
Eva Hladká, Petr Holub, Jirí Denemar...
AINA
2008
IEEE
16 years 1 months ago
Multi-Character Processor Array for Pattern Matching in Network Intrusion Detection System
—Network Intrusion Detection System (NIDS) is a system developed for identifying attacks by using a set of rules. NIDS is an efficient way to provide the security protection for ...
Yeim-Kuan Chang, Ming-Li Tsai, Yu-Ru Chung
DEBS
2003
ACM
16 years 5 days ago
The design of a configurable, extensible and dynamic notification service
Publish/subscribe infrastructures, specifically notification servers, are used in a large spectrum of distributed applications as their basic communication and integration infrast...
Roberto Silveira Silva Filho, Cleidson R. B. de So...
HPCA
2003
IEEE
16 years 7 months ago
Dynamic Data Dependence Tracking and its Application to Branch Prediction
To continue to improve processor performance, microarchitects seek to increase the effective instruction level parallelism (ILP) that can be exploited in applications. A fundament...
Lei Chen, Steve Dropsho, David H. Albonesi