Sciweavers

6834 search results - page 1224 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
ICPP
2009
IEEE
16 years 1 months ago
Speeding Up Distributed MapReduce Applications Using Hardware Accelerators
—In an attempt to increase the performance/cost ratio, large compute clusters are becoming heterogeneous at multiple levels: from asymmetric processors, to different system archi...
Yolanda Becerra, Vicenç Beltran, David Carr...
ICAC
2007
IEEE
16 years 1 months ago
Adaptive Learning of Metric Correlations for Temperature-Aware Database Provisioning
This paper introduces a transparent self-configuring architecture for automatic scaling with temperature awareness in the database tier of a dynamic content web server. We use a ...
Saeed Ghanbari, Gokul Soundararajan, Jin Chen, Cri...
MICRO
2007
IEEE
115views Hardware» more  MICRO 2007»
16 years 1 months ago
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
Naveen Muralimanohar, Rajeev Balasubramonian, Norm...
OOPSLA
2007
Springer
16 years 1 months ago
IAnticorruption: a domain-driven design approach to more robust integration
Custom House's new currency exchange system is integrated with a legacy system. After a few years of growth, the two systems were so intricately tangled that even small chang...
Sam Peng, Ying Hu
SEMWEB
2007
Springer
16 years 1 months ago
Semantic Enterprise Technologies
Abstract. Nowadays enterprises request information technologies that leverage structured and unstructured information for providing a single integrated view of business problems in...
Massimo Ruffolo, Luigi Guadagno, Inderbir Sidhu
« Prev « First page 1224 / 1367 Last » Next »