237 search results - page 38 / 48 » The Garp Architecture and C Compiler |
191
click to vote
HIPEAC
2009
Springer
15 years 10 months ago
2009
Springer
Abstract. On multi-core architectures with software-managed memories, effectively orchestrating data movement is essential to performance, but is tedious and error-prone. In this p...
168
click to vote
APCSAC
2005
IEEE
16 years 7 days ago
2005
IEEE
Java workloads are becoming more prominent on a wide range of computing devices. In contrast to so-called traditional workloads written in C and Fortran, Java workloads are object-...
194
click to vote
SIMUTOOLS
2008
15 years 8 months ago
2008
Evaluating the performance of a cooperative relaying protocol requires an implementation for simulators and/or software-defined radios (SDRs) with an appropriate model for error d...
180
click to vote
SAS
2007
Springer
16 years 22 days ago
2007
Springer
Abstract. Silicon chip design has passed a threshold whereby exponentially increasing transistor density (Moore’s Law) no longer translates into increased processing power for si...
195
click to vote
MICRO
2010
IEEE
15 years 5 months ago
2010
IEEE
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...