5247 search results - page 253 / 1050 » The Generalized A* Architecture |
194
click to vote
GLVLSI
2005
IEEE
16 years 27 days ago
2005
IEEE
This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...
188
click to vote
CCS
2010
ACM
15 years 5 months ago
2010
ACM
Given a single program (i.e., bit string), one may assume that the program's behaviors can be determined by first identifying the native runtime architecture and then executi...
218
click to vote
OOPSLA
2010
Springer
15 years 5 months ago
2010
Springer
This poster presents a design language and a tool suite covering the development life-cycle of a Sense/Compute/Control (SCC) application. This language makes it possible to define...
200
click to vote
ANCS
2007
ACM
15 years 11 months ago
2007
ACM
Network operators need high-capacity router architectures that can offer scalability, provide throughput and performance guarantees, and maintain packet ordering. However, previou...
179
click to vote
IPPS
2008
IEEE
16 years 1 months ago
2008
IEEE
Recently a GPU has acquired programmability to perform general purpose computation fast by running ten thousands of threads concurrently. This paper presents a new algorithm for d...