2424 search results - page 318 / 485 » The High Level Architecture for Simulations |
180
click to vote
AINA
2005
IEEE
16 years 21 days ago
2005
IEEE
Input Buffered Switches with Virtual Output Queues(VOQ) design to avoid Head-Of-Line problems, is a primary design of switches that can be scalable to very high speeds. However, t...
173
Voted
ISCAS
2005
IEEE
16 years 20 days ago
2005
IEEE
— In this paper, we propose an interconnect-driven framework that performs an efficient and effective design space exploration for deep submicron processor architecture design. ...
197
Voted
OTM
2005
Springer
16 years 17 days ago
2005
Springer
Abstract. A significant increase in real world event monitoring capability with wireless sensor networks brought a new challenge to ubiquitous computing. To manage high volume and...
204
click to vote
IFIP
2001
Springer
15 years 11 months ago
2001
Springer
: One of the most important problems in SOC platforms design is that of defining strategies for tuning the parameters of a parameterized system so as to obtain the Pareto-optimal s...
173
click to vote
IPPS
1999
IEEE
15 years 11 months ago
1999
IEEE
In this paper we propose a simple extension to the I/O architecture of scalable multiprocessors that optimizes page swap-outs significantly. More specifically, we propose the use o...