Sciweavers

5330 search results - page 275 / 1066
» The Performability Tool P'ility
Sort
View
ASYNC
1999
IEEE
110views Hardware» more  ASYNC 1999»
15 years 11 months ago
Verification of Delayed-Reset Domino Circuits Using ATACS
This paper discusses the application of the timing analysis tool ATACS to the high performance, self-resetting and delayed-reset domino circuits being designed at IBM's Austi...
Wendy Belluomini, Chris J. Myers, H. Peter Hofstee
SIGIR
1999
ACM
15 years 11 months ago
Visualization of Search Results: A Comparative Evaluation of Text, 2D, and 3D Interfaces
Although there have been many prototypes of visualization in support of information retrieval, there has been little systematic evaluation that distinguishes the benefits of the v...
Marc M. Sebrechts, John Cugini, Sharon J. Laskowsk...
RE
1999
Springer
15 years 11 months ago
Formal Modeling of Space Shuttle Software Change Requests using SCR
This paper describes a feasibility study into the use of a formal requirements modeling method (SCR) to assist with Independent Verification and Validation of change requests for ...
Virginie Wiels, Steve M. Easterbrook
IH
1998
Springer
15 years 11 months ago
Fingerprinting Digital Circuits on Programmable Hardware
Advanced CAD tools and high-density VLSI technologies have combined to create a new market for reusable digital designs. The economic viability of the new core-based design paradig...
John Lach, William H. Mangione-Smith, Miodrag Potk...
DAGSTUHL
2007
15 years 8 months ago
Implementing RPO and POLO using SAT
Abstract. Well-founded orders are the most basic, but also most important ingredient to virtually all termination analyses. Numerous fully automated search algorithms for these cla...
Peter Schneider-Kamp, Carsten Fuhs, René Th...