Sciweavers

6271 search results - page 858 / 1255
» The RACE network architecture
Sort
View
ICCS
2001
Springer
16 years 3 days ago
On the Effectiveness of D-BSP as a Bridging Model of Parallel Computation
This paper surveys and places into perspective a number of results concerning the D-BSP (Decomposable Bulk Synchronous Parallel) model of computation, a variant of the popular BSP ...
Gianfranco Bilardi, Carlo Fantozzi, Andrea Pietrac...
210
Voted
HICSS
2000
IEEE
133views Biometrics» more  HICSS 2000»
16 years 2 days ago
Value based Requirements Creation for Electronic Commerce Applications
Electronic commerce applications have special features compared to conventional information systems. First, because electronic commerce usually involves yet nonexisting business a...
Jaap Gordijn, Hans Akkermans, Hans van Vliet
195
Voted
ICC
2000
IEEE
16 years 2 days ago
System Reference Model and Protocol Stack for Broadband Wireless Access
In this contribution, we propose an improved system architecture focusing on system reference and protocol stack for broadband wireless access networks. The proposal aims to constr...
Willie W. Lu, Charles Bry
192
Voted
IPPS
1996
IEEE
15 years 11 months ago
Implementing the Data Diffusion Machine Using Crossbar Routers
The Data Diffusion Machine is a scalable virtual shared memory architecture. A hierarchical network is used to ensure that all data can be located in a time bounded by O(logp), wh...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...
205
Voted
DSN
2009
IEEE
15 years 11 months ago
Processor reliability enhancement through compiler-directed register file peak temperature reduction
Each semiconductor technology generation brings us closer to the imminent processor architecture heat wall, with all its associated adverse effects on system performance and reliab...
Chengmo Yang, Alex Orailoglu