Sciweavers

10048 search results - page 234 / 2010
» The Structure and Performance of Interpreters
Sort
View
SAC
2006
ACM
16 years 1 months ago
Building the functional performance model of a processor
In this paper, we present an efficient procedure for building a piecewise linear function approximation of the speed function of a processor with hierarchical memory structure. Th...
Alexey L. Lastovetsky, Ravi Reddy, Robert Higgins
IPPS
2010
IEEE
15 years 5 months ago
Processor affinity and MPI performance on SMP-CMP clusters
Clusters of Symmetric MultiProcessing (SMP) nodes with multi-core Chip-Multiprocessors (CMP), also known as SMP-CMP clusters, are becoming ubiquitous today. For Message Passing int...
Chi Zhang, Xin Yuan, Ashok Srinivasan
CVPR
2006
IEEE
16 years 9 months ago
Performance Modeling and Prediction of Face Recognition Systems
It is a challenging task to accurately model the performance of a face recognition system, and to predict its individual recognition results under various environments. This paper...
Peng Wang, Qiang Ji
ICSE
2008
IEEE-ACM
16 years 8 months ago
A case study evaluation of maintainability and performance of persistency techniques
Efforts for software evolution supersede any other part of the software life cycle. Technological decisions have a major impact on the maintainability, but are not well reflected ...
Thomas Goldschmidt, Ralf Reussner, Jochen Winzen
DATE
2009
IEEE
129views Hardware» more  DATE 2009»
16 years 2 months ago
Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits
A new approach in hierarchical optimisation is presented which is capable of optimising both the performance and yield of an analogue design. Performance and yield trade offs are ...
Sawal Ali, Li Ke, Reuben Wilcock, Peter Wilson