862 search results - page 56 / 173 » The amorphous FPGA architecture |
176
click to vote
FPL
2008
Springer
15 years 8 months ago
2008
Springer
This paper considers the implementation of an annealing technique for dynamic power reduction in FPGAs. The proposed method comprises a power-aware objective function for placemen...
152
click to vote
DAC
2010
ACM
15 years 7 months ago
2010
ACM
We present RAMP Gold, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. The RAMP Gold prototype is a high-throu...
193
Voted
FCCM
2006
IEEE
16 years 24 days ago
2006
IEEE
In this paper, we investigate a combination of two techniques — instruction coding and instruction re-ordering — for optimizing energy in embedded processor control. We presen...
213
click to vote
FPGA
2009
ACM
15 years 11 months ago
2009
ACM
This paper presents a new architecture for time-to-digital conversion enabling a time resolution of 17ps over a range of 50ns with a conversion rate of 20MS/s. The proposed archit...
163
click to vote
DAC
1997
ACM
15 years 11 months ago
1997
ACM
In this paper, we present a new integrated synthesis and partitioning method for multiple-FPGA applications. This method rst synthesizes a design speci cation in a ne-grained way ...