Sciweavers

1458 search results - page 154 / 292
» The sequentially realizable functionals
Sort
View
ICCD
2005
IEEE
116views Hardware» more  ICCD 2005»
16 years 3 months ago
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis
Consideration of pairs of transition in probabilistic simulation allows power estimation for digital circuits in which inertial delays can filter glitches [5]. However, the merit ...
Fei Hu, Vishwani D. Agrawal
ASAP
2009
IEEE
159views Hardware» more  ASAP 2009»
16 years 1 months ago
A High-Performance Hardware Architecture for Spectral Hash Algorithm
—The Spectral Hash algorithm is one of the Round 1 candidates for the SHA-3 family, and is based on spectral arithmetic over a finite field, involving multidimensional discrete...
Ray C. C. Cheung, Çetin K. Koç, John...
RECONFIG
2009
IEEE
165views VLSI» more  RECONFIG 2009»
16 years 1 months ago
Composable and Persistent-State Application Swapping on FPGAs Using Hardwired Network on Chip
—We envision that future FPGA will use a hardwired network on chip (HWNoC) [14] as a unified interconnect for functional communications (data and control) as well as configurat...
Muhammad Aqeel Wahlah, Kees G. W. Goossens
CCGRID
2008
IEEE
16 years 1 months ago
Overlapping Communication and Computation with High Level Communication Routines
Collective operations and non-blocking point-to-point operations are two important parts of MPI that each provide important performance and programmability benefits. Although non...
Torsten Hoefler, Andrew Lumsdaine
CDC
2008
IEEE
16 years 1 months ago
Equivalence between Approximate Dynamic Inversion and Proportional-Integral control
—Approximate Dynamic Inversion (ADI) has been established as a method to control minimum-phase, nonaffine-incontrol systems. Previous results have shown that for single-input no...
Justin Teo, Jonathan P. How