Sciweavers

3600 search results - page 75 / 720
» The settling-time reducibility ordering
Sort
View
DSD
2007
IEEE
116views Hardware» more  DSD 2007»
16 years 1 months ago
Design Method for Numerical Function Generators Based on Polynomial Approximation for FPGA Implementation
This paper focuses on numerical function generators (NFGs) based on k-th order polynomial approximations. We show that increasing the polynomial order k reduces significantly the...
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
JMLR
2010
182views more  JMLR 2010»
15 years 1 months ago
Quadratic Programming Feature Selection
Identifying a subset of features that preserves classification accuracy is a problem of growing importance, because of the increasing size and dimensionality of real-world data se...
Irene Rodriguez-Lujan, Ramón Huerta, Charle...
JMLR
2010
99views more  JMLR 2010»
15 years 1 months ago
On Combining Graph-based Variance Reduction schemes
In this paper, we consider two variance reduction schemes that exploit the structure of the primal graph of the graphical model: Rao-Blackwellised w-cutset sampling and AND/OR sam...
Vibhav Gogate, Rina Dechter
ORL
2011
15 years 1 months ago
Convex approximations to sparse PCA via Lagrangian duality
We derive a convex relaxation for cardinality constrained Principal Component Analysis (PCA) by using a simple representation of the L1 unit ball and standard Lagrangian duality. ...
Ronny Luss, Marc Teboulle
ICASSP
2011
IEEE
14 years 10 months ago
cROVER: Improving ROVER using automatic error detection
Recognizer Output Voting Error Reduction (ROVER), is a well-known procedure for decoders’ combination aiming at reducing the Word Error Rate (WER) in transcription applications....
Kacem Abida, Fakhri Karray, Wafa Abida