Sciweavers

521 search results - page 37 / 105
» Timing Verification Using HDTV
Sort
View
DAC
2006
ACM
16 years 7 months ago
Scheduling-based test-case generation for verification of multimedia SoCs
Multimedia SoCs are characterized by a main controller that directs the activity of several cores, each of which is in charge of a stage in the processing of a media stream. The v...
Amir Nahir, Avi Ziv, Roy Emek, Tal Keidar, Nir Ron...
FDL
2004
IEEE
15 years 10 months ago
A Formal Verification Approach for IP-based Designs
This paper proposes a formal verification methodology which is smoothly integrated with component-based system-level design, using a divide and conquer approach. The methodology a...
Daniel Karlsson, Petru Eles, Zebo Peng
AVBPA
2003
Springer
134views Biometrics» more  AVBPA 2003»
15 years 10 months ago
Face Verification Competition on the XM2VTS Database
In the year 2000 a competition was organised to collect face verification results on an identical, publicly available data set using a standard evaluation protocol. The database us...
Kieron Messer, Josef Kittler, Mohammad Sadeghi, S&...
GLVLSI
2008
IEEE
147views VLSI» more  GLVLSI 2008»
16 years 28 days ago
Statistical timing analysis of flip-flops considering codependent setup and hold times
Statistical static timing analysis (SSTA) plays a key role in determining performance of the VLSI circuits implemented in state-of-the-art CMOS technology. A pre-requisite for emp...
Safar Hatami, Hamed Abrishami, Massoud Pedram
ASYNC
1997
IEEE
140views Hardware» more  ASYNC 1997»
15 years 10 months ago
The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver
Abstract-This paper describes the design and verification of a high-performance asynchronous differential equation solver benchmark circuit. The design has low control overhead whi...
Kenneth Y. Yun, Ayoob E. Dooply, Julio Arceo, Pete...