Sciweavers

4770 search results - page 421 / 954
» Using System-on-a-Programmable-Chip Technology to Design Emb...
Sort
View
CODES
2009
IEEE
16 years 2 months ago
A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems
Time redundancy (rollback-recovery) and hardware redundancy are commonly used in real-time systems to achieve fault tolerance. From an energy consumption point of view, time redun...
Alireza Ejlali, Bashir M. Al-Hashimi, Petru Eles
176
Voted
ASPDAC
2008
ACM
101views Hardware» more  ASPDAC 2008»
15 years 9 months ago
Interconnect modeling for improved system-level design optimization
Accurate modeling of delay, power, and area of interconnections early in the design phase is crucial for effective system-level optimization. Models presently used in system-level...
Luca P. Carloni, Andrew B. Kahng, Swamy Muddu, Ale...
BMCBI
2010
94views more  BMCBI 2010»
15 years 7 months ago
A high-throughput pipeline for the design of real-time PCR signatures
Background: Pathogen diagnostic assays based on polymerase chain reaction (PCR) technology provide high sensitivity and specificity. However, the design of these diagnostic assays...
Ravi Vijaya Satya, Kamal Kumar, Nela Zavaljevski, ...
DATE
2006
IEEE
352views Hardware» more  DATE 2006»
16 years 1 months ago
Fast-prototyping using the BTnode platform
The BTnode platform is a versatile and flexible platform for functional prototyping of ad hoc and sensor networks. Based on an Atmel microcontroller, a Bluetooth radio and a low-...
Jan Beutel
SPATIALCOGNITION
2004
Springer
16 years 24 days ago
Modelling Models of Robot Navigation Using Formal Spatial Ontology
Abstract. In this paper we apply a formal ontological framework in order to deconstruct two prominent approaches to navigation from cognitive robotics, the Spatial Semantic Hierarc...
John A. Bateman, Scott Farrar