Sciweavers

1399 search results - page 153 / 280
» Verification of Test Suites
Sort
View
149
Voted
SIGIR
2009
ACM
16 years 1 months ago
Visualizing the problems with the INEX topics
Topics form a crucial component of a test collection. We show, through visualization, that the INEX 2008 topics have shortcomings, which questions their validity for evaluating XM...
Andrew Trotman, Maria del Rocio Gomez Crisostomo, ...
EDCC
2005
Springer
16 years 14 days ago
Fault Links: Exploring the Relationship Between Module and Fault Types
Fault links represent relationships between the types of mistakes made and the type of module being developed or modified. The existence of such fault links can be used to guide co...
Jane Huffman Hayes, Inies C. M. Raphael, Vinod Kum...
ASYNC
2002
IEEE
114views Hardware» more  ASYNC 2002»
15 years 12 months ago
Checking Delay-Insensitivity: 104 Gates and Beyond
Wire and gate delays are accounted to have equal, or nearly equal, effect on circuit behavior in modern design techniques. This paper introduces a new approach to verify circuits ...
Alex Kondratyev, Oriol Roig, Lawrence Neukom, Karl...
DAC
1990
ACM
15 years 11 months ago
Symbolic Simulation - Techniques and Applications
Symbolic simulation involves evaluating circuit behavior using special symbolic values to encode a range of circuit operating conditions. In one simulation run, a symbolic simulat...
Randal E. Bryant
ASPDAC
2007
ACM
82views Hardware» more  ASPDAC 2007»
15 years 11 months ago
Preferable Improvements and Changes to FB-DiMM High-Speed Channel for 9.6Gbps Operation
- In this paper we showed the signal degradation parts in High-speed channel of FB-DiMM system. And we also showed possible countermeasure. For the verification propose and also fo...
Atsushi Hiraishi, Toshio Sugano, Hideki Kusamitsu