Sciweavers

1399 search results - page 157 / 280
» Verification of Test Suites
Sort
View
ITC
2003
IEEE
119views Hardware» more  ITC 2003»
16 years 6 days ago
Defect Tolerance at the End of the Roadmap
Defect tolerance will become more important as feature sizes shrink closer to single digit nanometer dimensions. This is true whether the chips are manufactured using topdown meth...
Mahim Mishra, Seth Copen Goldstein
DAGM
1997
Springer
15 years 11 months ago
A Tensor Approach for Precise Computation of Dense Displacement Vector Fields
Using the 3-dimensional structure tensor, dense displacement vector fields (DVF) can be computed with subpixel accuracy. The approach is based on the detection of linear symmetrie...
Horst Haußecker, Bernd Jähne
EVOW
2006
Springer
15 years 10 months ago
GRACE: Generative Robust Analog Circuit Exploration
Abstract. We motivate and describe an analog evolvable hardware design platform named GRACE (i.e. Generative Robust Analog Circuit Exploration). GRACE combines coarse-grained, topo...
Michael A. Terry, Jonathan Marcus, Matthew Farrell...
FLAIRS
2010
15 years 9 months ago
CsMTL MLP For WEKA: Neural Network Learning with Inductive Transfer
We present context-sensitive Multiple Task Learning, or csMTL as a method of inductive transfer. It uses additional contextual inputs along with other input features when learning ...
Liangliang Tu, Benjamin Fowler, Daniel L. Silver
COLING
1996
15 years 8 months ago
An Education and Research Tool for Computational Semantics
This paper describes an interactive graphical environment for computational semantics. The system provides a teaching tool, a stand alone extendible grapher, and a library of algo...
Karsten Konrad, Holger Maier, David Milward, Manfr...