Sciweavers

3928 search results - page 307 / 786
» order 2006
Sort
View
DATE
2006
IEEE
109views Hardware» more  DATE 2006»
16 years 1 months ago
A secure scan design methodology
It has been proven that scan path is a potent hazard for secure chips. Scan based attacks have been recently demonstrated against DES or AES and several solutions have been presen...
David Hély, Frédéric Bancel, ...
DATE
2006
IEEE
78views Hardware» more  DATE 2006»
16 years 1 months ago
Functional constraints vs. test compression in scan-based delay testing
We present an approach to prevent overtesting in scan-based delay test. The test data is transformed with respect to functional constraints while simultaneously keeping as many po...
Ilia Polian, Hideo Fujiwara
DATE
2006
IEEE
121views Hardware» more  DATE 2006»
16 years 1 months ago
Analysis of the impact of bus implemented EDCs on on-chip SSN
In this paper we analyze the impact of error detecting codes, implemented on an on-chip bus, on the on-chip simultaneous switching noise (SSN). First, we analyze in detail how SSN...
Daniele Rossi, Carlo Steiner, Cecilia Metra
DATE
2006
IEEE
89views Hardware» more  DATE 2006»
16 years 1 months ago
Automatic insertion of low power annotations in RTL for pipelined microprocessors
We propose instruction-driven slicing, a new technique for annotating microprocessor descriptions at the Register Transfer Level (RTL) in order to achieve lower power dissipation....
Vinod Viswanath, Jacob A. Abraham, Warren A. Hunt ...
141
Voted
DATE
2006
IEEE
73views Hardware» more  DATE 2006»
16 years 1 months ago
Double-sampling single-loop sigma-delta modulator topologies for broadband applications
This paper presents novel double sampling high order single-loop sigma-delta modulator structures for wideband applications. To alleviate the quantization noise folding into the i...
Mohammad Yavari, Omid Shoaei, Ángel Rodr&ia...