Sciweavers

161
Voted
ISCA
2007
IEEE
145views Hardware» more  ISCA 2007»
16 years 20 days ago
Mechanisms for store-wait-free multiprocessors
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
Thomas F. Wenisch, Anastassia Ailamaki, Babak Fals...