Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

118

ISLPED
2003
ACM

81views Hardware» more ISLPED 2003»

A clock delayed sleep mode domino logic for wide dynamic OR gate

16 years 9 days ago

A clock delayed sleep mode domino logic for wide dynamic OR gate

Download mvlsi.kaist.ac.kr

Kwang-Il Oh, Lee-Sup Kim

Real-time Traffic

ISLPED 2003 |

claim paper

Related Content

» Wide temperature spectrum low leakage dynamic circuit technique for sub65nm CMOS technolog...

» Leakage current starved domino logic

» Low power synthesis of dynamic logic circuits using finegrained clock gating

» A pipelined clockdelayed domino carrylookahead adder

» Fsimac a fault simulator for asynchronous sequential circuits

Post Info
More Details (n/a)

Added	05 Jul 2010
Updated	05 Jul 2010
Type	Conference
Year	2003
Where	ISLPED
Authors	Kwang-Il Oh, Lee-Sup Kim

Comments (0)